A 16-Gb/s, 0.98-pJ/bit/s Receiver with non-50% duty cycle clocking 1-Tap Decision Feedback Equalizer in 65nm CMOS
