# A Study on the Loop Behavior of Embedded Programs

Jason Villarreal, Roman Lysecky, Susan Cotterell, and Frank Vahid Department of Computer Science and Engineering University of California, Riverside

Technical Report UCR-CSE-01-03

December 2001

### ABSTRACT

Software executing on a microprocessor contributes to much of the overall power and performance of an embedded system. A general rule-of-thumb for the behavior of both desktop and embedded systems has been that most execution time is spent in a small fraction of the software. We studied the behavior of 16 embedded system programs from the Powerstone benchmarks, with a focus specifically on those programs' loop behavior. We examined such behavior for a popular 32-bit embedded microprocessor (MIPS) as well as a popular 8-bit mmicroprocessor (8051).

## Keywords

Embedded software, dynamic loop behavior, loop cache, loop analysis, hardware/software partitioning, architecture synthesis.

### 1. Introduction

A common aspect of numerous research efforts in low power and high performance embedded systems focus on the most frequently-executed software regions. Those regions may be translated into custom instructions, partitioned for execution on a coprocessor, compressed, or cached. A general rule-of-thumb is that software tends to spend most of its time in a small percentage of code. The desktop software community has utilized this rule to develop profile-guided compilers [5][16] that focus their optimization efforts on the most critical software regions. Even hardware-assisted runtime optimization has been proposed [1]. Most profile-guided efforts from the software community have focused on high performance. Recently, however, embedded system design automation has begun looking at the power savings as well [4].

The most critical software regions tend to exist within loops. Thus, previous researchers working in the desktop computing domain have investigated the dynamic behavior of loops. Kobayashi performed an early study of dynamic loop behavior for IBM System/370 applications, showing that more than half of a program's executed instructions lie within loops [12]. Several recent efforts focus on dynamic loop detection for use in speculative execution, in particular, on exposing more instruction-level or thread-level parallelism to a superscalar or multi-threaded processor (e.g., [18]). Embedded software is generally thought to have different behavior than desktop applications. The software tends to be written in a leaner manner, and may spend more time in very small loops [14]. Furthermore, embedded microprocessors tend to focus on low power rather than just high performance, meaning their architectures do not support the large scale instruction-level parallelism of today's popular desktop processors, which in turn means that the compilers for embedded processors may emit code quite different than those for desktop processors. An analysis of MediaBench, a benchmark suite focusing on multimedia and communication applications was performed recently [3]. The results from this analysis focused on the instruction mix, branch prediction accuracy, cache hits, memory use, and integer bit utilization, but not on loops.

Motivated by the need for a better understanding of the loop behavior of embedded software, we decided to conduct a study on such loop behavior. We present the results of that study in this report.

### 2. Method

### 2.1 Benchmarks

For this study we sought to contrast the results for a popular 32bit processor with those for a popular 8-bit processor. We used Motorola's PowerStone benchmark suite as our set of software applications [15]. Table 1 shows the benchmarks we used, a short description of each, and their code size in lines of C code excluding comments and whitespace.

There are several additional programs included in the PowerStone benchmarks. However, we excluded some due to their small size or small dynamic instruction count. Additionally, we did not include a few because they would not execute on one of our simulators, for reasons we are investigating. Initially, we were also considering investigating the loop behavior of MediaBench, but we chose PowerStone for these experiments because most benchmarks from the former do not apply to small embedded processors. These benchmarks can be viewed as either small embedded programs or computation kernels that might be found in larger embedded programs.

Each PowerStone benchmark comes with its own example input and expected output. For instance, g3fax contains sample fax data within the benchmark. In addition, each program has a main loop that has an iteration number that can be set to 1 or more. For our analysis, we set the iteration number to 1.

Table 1: D	enemiark De	scription and Code Size.
Benchmark	C Code	Description
adpcm*	501	Voice Encoding
bcnt	90	Bit Manipulation
binary	67	Binary Insertion
blit	94	Graphics Application
brev	72	Shifting and Or Operations
compress*	943	Data Compression Program
crc	84	Cyclic Redundancy Check
des*	745	Data Encryption Standard
engine*	276	Engine Controller
fir*	173	FIR Filtering
g3fax	639	Group Three Fax Decode
jpeg*	540	JPEG Compression
matmul	42	Matrix Multiplication
summin	74	Handwriting Recognition
ucbqsort	209	U.C.B Quick Sort
v42*	553	Modem Encoding/Decoding

# 2.2 LOOAN Tool

The benchmarks were compiled for the MIPS 32-bit microprocessor using LCC [7]. For the 8051 8-bit microcontroller, the Keil C compiler was used with the NOOVERLAY flag, which assures that data segments and code segments remain separate. We ran the MIPS programs on a MIPS simulator that we modified to emit assembly code with addresses, a map file, and an instruction trace. The map file simply provides a listing of the functions in the program along with their start and end addresses. The 8051 programs were run on an instruction set simulator also modified to output an instruction address trace. The map files for the 8051 assembly code were generated by the Keil compiler.

We implemented the loop analysis with a C++ program that represents the loop structure of a given MIPS or 8051 program. The program reads a benchmark's assembly file, map file, and instruction trace and creates a directed acyclic graph (DAG) representation in which the root of the DAG has children that correspond to all of the routines in the code, e.g., main, printf, etc. Each routine node has children nodes that correspond to that routine's loops, which are automatically numbered beginning with 1. Likewise, each loop node has children nodes that correspond to that loop's sub-loops. Finally, when a node (loop or routine) has a call to a function, a special function call node is created that links to the routine being called. This is done to enable us the keep track of statistics for both the individual links to function calls as well as statistics for all calls to the function.

After the DAG is created, the loop analysis program will parse the instruction trace and update each node with the required information. After we have processed the entire instruction trace, we calculate certain statistical data and output the information to a file. We will discuss these statistics later. Collectively, we refer to this set of tools as *LOOAN* (LOOp ANalysis).

We chose the above approach over a binary instrumentation approach for several reasons. One was that we could easily update our analysis program to keep additional statistics. A second is because the above approach yields no change in program behavior. The disadvantages compared to instrumentation are the slower execution and the need to generate large trace files.

The MIPS simulator and the Keil compiler run under Windows NT. The other tools we created were run on a Pentium-based Linux workstation but were written in standard C++ which could easily be ported to other platforms.

# 2.3 Generating Loop Behavior Data using LOOAN

When using the *LOOAN* environment, to generate data for an 8051 program, we first compile it with the Keil compiler setting the NOOVERLAY flag and generate both the assembly file (in HEX format) and the map file (which is created by the Keil compiler during linking). Then, the compiled program is simulated using the 8051 instruction set simulator to generate a trace file. This usually takes less than two seconds for small programs. However, the trace file generated can be very large (the 8051 *summin* trace file was 256 MB). Finally, to generate the loop analysis data, the assembly file, map file, and trace file are run through our loop analysis tool.

In order to generate data for the MIPS processor, we first use LCC coupled with the modified MIPS simulator to generate an assembly file, a trace file, and a map file. These outputs are then used by the loop analysis tool to generate the loop analysis results. Executing the *jpeg* benchmark on the MIPS simulator took 49 seconds on a 400 MHz Pentium II processor and generated a 36 MB trace file.

# 3. MIPS Results

Figure 3 and Figure 4 present the loop analysis results for benchmarks run on the MIPS processor. In the figures, *Region* is the name of the loop, which begins with the name of the subroutine in which the loop is found. Loops are numbered in the static order they appear in the assembly code of that subroutine. A nested loop creates another level of numbering. Thus, a loop named *main.5* corresponds to the fifth loop encountered in the main routine of a program. A loop named *main.5.1* corresponds to *main.5*'s first sub-loop. For conciseness, we only list loops that contribute to at least 5% of the overall dynamic instruction count, thus you may notice gaps in the numbering of loops in the table. *Size* indicates the static size of each loop computed as the end address minus the start address plus 1.

We also show subroutines themselves in the table. They appear as a name without a loop number following them. The entire program is reflected by '.'.

We define a single *iteration* of a loop as a pass through the body of the loop followed by a jump to the loop beginning. We define an *execution* of a loop as the situation of entering the loop from outside the loop, during which the loop may iterate many times before it finally exits. A subroutine, on the other hand, always iterates exactly once during each execution. In the table, *dynamic instructions per iteration* indicates how many



instructions are executed for a single iteration of the loop. *Iterations per execution* indicates the number of iterations each time we enter the loop. *Number of executions* indicates the total executions of this loop or subroutine after a complete run of the benchmark. *Total dynamic instructions* indicates the total number of instructions executed by this loop during the complete run of the benchmark. Finally, % represents the percentage of total dynamic instructions that this loop or subroutine accounts for. For convenience of readability, we indent the % depending on the loop's nesting level. We sum % for each example. So the first % column represents time spent in subroutines, the second in first level loops, the third column in second level loops, etc.

The first observation we can make from the data gathered is that the time spent in loops by these programs, as seen at the bottom of the % data of each example, is large. Some of the programs spend over 90% of its time in loops. The average across all the examples is roughly 66%. The average is computed from the total percentage from each example. Thus, by not combining the raw numbers first, all examples are weighted equally. The number is actually about 70% if we include loops that contribute to less than 5% of the total dynamic instructions.

Another observation we can make is that in many examples, a significant percentage of time is spent in rather small loops. To illustrate this concept, Figure 1 plots the percentage of time spent in loops of size 8 or less, 16 or less, 32 or less, 64 or less, 128 or less, and 256 or less, averaged across all the examples. In obtaining the values for this plot, care was taken not to double-count nested loops. Nearly all time spent in loops (66% of total time) is spent in loops of size 256 or less. However, also note that most of this time (77% of it) is spent in loops of size 32 or less, accounting for 51% of the total time. In other words, half of the time is spent in what many would consider very small loops.

We also look at the percentage of time spent in highly iterating loops. Figure 2 shows the percentage of time spent in loops with at least 5, 10, 50, 100, and 500 iterations. 53% of the time is spent in loops that iterate at least 5 times. Notice that this is a significant drop from the 66% for all loops. This means that many loops iterate only once or just a few times. However, 41% of time is spent in loops that iterate at least 10 times.



## 4. 8051 Results

Figure 5 and Figure 6 shows the loop analysis data for the benchmarks run on the 8051. The data is presented in the same manner as the MIPS data.

From the loop analysis data, we can see that many of the 8051 benchmark applications spend over 90% of their execution time in loops, with an average across all the examples of roughly 77%. Furthermore, as seen in figure Figure 1, on average 74% of total time is spent in loops of maximum size 256. However, of this time 64% is spent in loops of size 64 or less, accounting for 47% of the total execution time. This indicates that approximately half of the programs execution time is spent within small loops.

We also look at the percentage of time spent in highly iterating loops. Figure 2 shows the percentage of time spent in loops with at least 5, 10, 50, 100, and 500 iterations. For the 8051 benchmarks, almost half of the time (46%) is spent in loops that iterate at least 5 times. Furthermore, 36% of all loops iterate at least 10 times, and account for 28% of total execution time. Another interesting observation is that almost all loops that iterate at least 50 times actually iterate for more than 100 times, and roughly one third of these loops iterate greater than 500 times.

### 5. Further Analysis

While some of the results for the 8051 are quite similar to those of the MIPS, there are certain aspects that mark some notable differences. As seen in Figure 1, most of the execution time for the 8051 programs was spent within loops of no greater than 256 instructions (74%). Compared with the MIPS applications, it is approximately 12% more of the total time. Additionally, the MIPS spent 50% of it time in loops of no greater than 32 instructions, while the 8051 only spends 32% in the loops of the same size. This difference can be accounted for by observing that in order to achieve the same task more code will be required on the 8051. This is mainly due to the fact that the 8051 is an 8-bit processor and lacks the ability to perform native 32-bit integer operations and native floating point operations. Thus, the size of the loops will contain more instructions then the equivalent MIPS code.

Furthermore, as seen in Figure 2, in general both MIPS and 8051 applications follow the same trend with regard to the

number of iterations a loop executes. However, the 8051 applications have a large percentage of loops that execute greater then 100 times. As mentioned earlier, almost all loops that executed 50 iterations also executed 100 iterations. To determine the cause for this behavior we looked at which loops executed at least 100 iterations and determined that they mainly correspond to the 8051's startup code.

#### 6. Conclusions

Studying the loop behavior of programs can yield many insights as to what architectural features and optimization techniques can be utilized in a system architecture. We presented the *LOOAN* environment for performing loop analysis and provided details of a study on the loop and subroutine behavior of a set of embedded programs.

### 7. References

- Bala, V., E. Duesterwald, and S. Banerjia. Dynamo: A Transparent Dynamic Optimization System. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 2000.
- [2] Bellas, N.; Hajj, I.; Polychronopoulos, C.; Stamoulis, G. Energy and Performance Improvements in Microprocessor Design Using a Loop Cache. International Conference on Computer Design, pp. 378-383, 1999.
- [3] Bishop, B., T.P. Kelliher, and M.J. Irwin. A Detailed Analysis of MediaBench. IEEE Workshop on Signal Processing Systems, pp.448-455, 1999.
- [4] Chung, E.Y., L. Benini and G. De Micheli. Automatic Source Code Specialization for Energy Reduction. International Symposium on Low Power Electronics and Design, 2001.
- [5] Diniz, P. and M. Rinard. Dynamic Feedback: An Effective Technique for Adaptive Computing. ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), June 1997.
- [6] Fisher, J. Customized Instruction Sets for Embedded Processors. Design Automation Conf. (DAC), 1999.
- [7] Fraser, Christopher. A Retargetable C Compiler: Design and Implementation. Addison-Wesley, January 1995.
- [8] Gajski, D., F. Vahid, S. Narayan and J. Gong. Specification and Design of Embedded Systems. Prentice Hall, 1994.
- [9] Govindarajan, S.C., G. Ramaswamy, and M. Mehendale. Area and Power Reduction of Embedded DSP Systems using

Instruction Compression and Re-configurable Encoding. International Conference on Computer Aided Design, 2001.

- [10] Henkel, J. A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems. Design Automation Conference, pp. 122-127, 1999.
- [11] Ishihara, T., H. Yasuura. A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors. Design Automation and Test in Europe, March 2000.
- [12] Kobayashi, M. Dynamic Characteristics of Loops. IEEE Transactions on Computers, vol C-33 (no. 2), Feb 1984, pp. 125-132.
- [13] Lakshminarayana, G., A. Raghunathan, K.S. Khouri, N.K.Jha, and S. Dey. Common-Case Computation: A High-Level Technique for Power and Performance Optimization. Design Automation Conference (DAC), pp. 1-5, 1999.
- [14] Lee, L.H., B. Moyer and J. Arends. Instruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with Small Tight Loops. International Symposium on Low-Power Electronics and Design, San Diego CA, 1999, pp. 267-269.
- [15] Malik, A.; Moyer B.; Cermak D. A Lower power unified cache architecture providing power and performance flexibility. International Symposium on Low Power Electronics and Design. June. 2000.
- [16] Pettis, K. and R.C. Hansen. Profile Guided Code Positioning. ACM SIGPLAN 90 Conference on Programming Language Design and Implementation (PLDI), June 1990.
- [17] Semiconductor Industry Association. International Technology Roadmap for Semiconductors: 1999 edition. Austin, TX: International SEMATECH, 1999.
- [18] Tubella, J and A. Gonzalez. Control Speculation in Multithreaded Processors through Dynamic Loop Detection. High Performance Computer Architecture, Las Vegas, 1998.
- [19] Vahid, F. and A. Gordon-Ross. A Self-Optimizing Microprocessor Using a Loop Table for Low Power, International Symposium on Low Power Electronics and Design, 2001.
- [20] Virtual Socket Interface Association, Architecture Document, 1997.

	Figure 3: Loo	op stat	istics f	for MIPS	(adpcm,	blit, com	ipress, ci	rc, de	es, eng	ine, fi	ir, and	1 g3fax	).			
Region	Start	End	Static Size	Dyn	amic Instra	s per Iteratio	on stddev	avo	Iter per	Exec.	stddev	Total Execs	Total Dynamic Instrs	%		
adpcm decode upzero decode.1 filtez decode.2 upzero.2 upzero.2 upzero.1	2 1236 1710 1414 1571 1459 1730 1583 1767 1716	1911 1489 1766 1435 1600 1474 1752 1595 1806 1727	1910 254 57 22 30 16 23 13 40 12	63891 1237.38 122.5 220 82 160 132 65 36 72	63891 1237 93 220 82 160 132 65 36 72	63891 1238 152 220 82 160 132 65 36 72	0 0.49 29.5 0 0 0 0 0 0 0 0 0 0 0	1 1 10 10 6 5 1 6	1 1 10 10 6 5 1 6	1 1 10 1 10 6 5 1 6	0 0 0 0 0 0 0 0 0 0 0 0	1 50 100 50 100 50 50 100 100 50	63891 29800 12250 11000 8200 6600 6600 6500 3600 3600	100% 47% 19% 13% 6% 84%	17% 13% 10% 10% 56%	
blit - blit blit.1 blit.2	2 867 906 945	1044 1016 916 955	1043 150 11 11	22845 11062.5 11003 11003	22845 11062 11003 11003	22845 11063 11003 11003	0 0.5 0 0	1 1 1001 1001	1 1 1001 1001	1 1 1001 1001	0 0 0	1 2 1 1	22845 22125 11003 11003	100% 97% 97%	48% 48% 96%	
compress compress compress.2 output decompress decompress.2 getcode.1	2 1620 1162 1244 1362 1504 1543 1668	1869 1748 1361 1327 1503 1619 1610 1694	1868 129 200 84 142 116 68 27	138573 85.3 71810 64882 63.06 65677 63805 236	138573 52 71810 64882 28 65677 63805 17	138573 332 71810 64882 157 65677 63805 254	0 84.02 0 31.5 0 0 31	1 1 800 1 464 10	1 1 800 1 464 2	1 1 800 1 464 11	0 0 0 0 0 0 1	1 465 1 465 1 465 1 59	138573 39665 35863 35738 29323 26012 24436 13949	100% 29% 26% 21% 19% 94%	26% 18% 10% 53%	
crc icrc1 icrc1.1 icrc icrc.1	2 867 876 899 923	1061 898 892 1030 947	1060 32 17 132 25	37650 111 96 18484 34820	37650 95 80 1095 34820	37650 127 112 35873 34820	0 6 17389 0	1 1 8 1 257	1 1 8 1 257	1 1 8 1 257	0 0 0 0	1 256 256 2 1	37650 28416 24576 8552 6404	100% 75% 23% 98%	65% 17% 82%	
des des_set_key des_set_key.1 des_encrypt des_encrypt.1	2 867 974 1176 1225	1530 1072 1063 1476 1326	1529 206 90 301 102	122214 1456 1340 913 816	122214 1456 1340 913 816	122214 1456 1340 913 816	0 0 0 0	1 16 1 8	1 16 1 8	1 16 1 8	0 0 0 0	1 47 47 47 47	122214 68432 62980 42911 38352	100% 56% 35% 91%	52% 31% 83%	
engine engine engine.1 engine.1.1 interpolate.2 interpolate.1 edge_to_rpm fdiv_func engine.1.11	2 932 867 874 877 973 935 1046 1074 886	1109 1045 931 924 910 980 942 1073 1087 889	1108 114 65 51 34 8 8 28 14 4	410607 138 409812 409798 15744 33 32 56 14 17	410607 68 409812 409798 11063 5 5 56 14 7	410607 199 409812 409798 18950 61 61 56 14 31	0 35 0 2263 16 16 0 8	1 1 26 68 4 1 1 4	1 1 26 68 1 1 1 2	1 1 26 68 8 1 1 8	0 0 0 2 2 0 0 2	1 1742 1 26 1742 1742 1742 3484 1742	410607 240876 71384 71370 70928 57358 56102 48776 48776 29042	100% 59% 17% 12% 12% 100%	17% 14% 14% 45%	17%
fir fir_filter sqrtd sqrtd.1 fabsd sind	2 869 889 548 568 395 407	1057 915 903 597 586 406 468	1056 47 15 50 19 12 62	16211 529 497 561 532 11 161	16211 529 497 561 532 10 55	16211 529 497 561 532 11 227	0 0 0 0 0 53	1 34 19 1	1 34 19 1	1 34 19 1	0 0 0 0 0 0	1 10 10 10 284 20	16211 5290 4970 3520 3230 3082 2232	100% 33% 22% 19% 14% 87%	31% 20% 51%	
g3fax main main.1 main.1.1 main.1.1.1 rowout	2 932 956 975 1028 912	1095 1095 1075 1068 1033 931	1094 164 120 94 6 20	1128023 1127913 1126855 22680 135 10384	1128023 1127913 1126855 4780 10 10384	1128023 1127913 1126855 32124 10372 10384	0 0 8675 684 0	1 35 238 23 1	1 35 12 2 1	1 35 447 1729 1	0 0 168 114 0	1 1 34 2622 34	1128023 550587 550546 549660 354534 353056	100% 49% 31%	49%	49%
rowout.1 getbit	920 867	925 895	6 29	10370 15	10370 14	10370 25	0 4	1729 1	1729 1	1729 1	0 0	34 14337	352580 220438	20% 100%	31% 80%	49%

	Fig	gure 4	: Loop	statistic	s for MI	PS (jpeg,	summin,	ucbq	sort,	and <i>v42</i> )	•					
Pagion	Stort	End	Static	Dim	omio loote	n nar ltarati				Fyee		Total	Total Dynamic	0/		
Region	Start	Ena	Size	Dyn	amic Instre	s per iteration	on stddev	ava	nin	EXEC.	- dev	Execs	insus	70		
jpeg	2	1491	1490	avg 4594721	4594721	4594721	siddev 0	avy 1	1	1	0	1	4594721	100%		
fast_idct_8 huff_ac_dec	1115 963	1331 1114	217 152	217 2337	217 1544	217 4658	0 725	1	1	1	0	9600 600	2083200 1081601	45% 24%	100/	
nuit_ac_dec.1 main main.5	977 1379 1445	1068 1491 1473	92 113 29	4594611 452922	4594611 452922	4594611 452922	725 0 0	6 1 21	2 1 21	19 1 21	4 0 0	600 1 1	476963 452922	10%	12%	100/
main.5.1.1 dquantz_lum dquantz_lum 1	1446 1448 1362 1365	1466 1464 1378	23 17 17 11	22640 2824 710 704	22640 2824 710 704	22640 2824 710 704	0	0 31 1	0 31 1	0 31 1 64	00000	160 600	452800 451840 426000 422400	9%	0%	10%
main.5.1.1.1	1303 1449 867	1459 900	11 34	88 20	88 19	88 31	0 2	8	8 1	8 1	000000000000000000000000000000000000000	4800 19228	422400 422400 381749	8%	3%	
huff_ac_dec.3 huff_ac_dec.1.6	1085	1065	8	498 437	498 226	498 506	65	32 55	32 29	32 64	8	600 600	298800 261960	97%	7% 37%	6% 16%
summin	2	1035	1034	1909787	1909787	1909787	0	1	1	1	0	1	1909787	100%		
summation argmin argmin.1	927 905 910	987 926 921	61 22 12	44118 79 69	44118 79 69	44118 79 69	0 0 0	1 1 7	1 1 7	1 1 7	000000000000000000000000000000000000000	24 10000 10000	813120 790000 690000	43% 41%	36%	
summation.2 init_2d	952 883	974 904	20 23 22	552 9779	552 9779	552 9779	0	24 1	24 1	24 1 25	0	1200 24 24	662400 234696	12%	100/	35%
init_2d.1.1 summation.1	890 945	900 897 949	13 8 5	402 6002	402 6002	402 6002	0	25 51 1201	25 51 1201	25 51 1201	0 0 0	576 24	234480 231552 144048	06%	8%	12%
ucbqsort														90%	9176	41 70
qst qst.1 qst.1.3 qst.1.3.1	2 1034 1051 1119 1128	1211 1211 1199 1169 1148	1210 178 149 51 21	219978 12 12 11 11	219978 9 9 7 2	219978 90 51 36 11	0 8 3 2 1	1 1 1 2	1 1 1 1	1 2 2 2 2	0 0 0 0	1 11097 11353 7037 7055	219978 134628 130887 76297 75028	100% 61%	60%	35%
compare qst.1.2 QSORT	867 1117 907	870 1126 1033	4 10 127	4 9 19	4 2 11	4 10 75	0 1 2	1 2 1	1 1 1	1 2 1	0 0 0	12098 4058 1004	48392 38364 19085	22% 9%		17%
QSORT.3	985	1023	39	19	12	19	0	2	1	2	0	1000	18987	92%	9% 68%	52%
v42 search_dict add_dict	2 1049 1080	1598 1079 1203	1597 31 124	2442551 62 97	2442551 10 75	2442551 503 349	0 72 31	1 1 1	1 1 1	1 1 1	0 0 0	1 11074 6922	2442551 687013 674028	100% 28% 28%		
search_dict.1 decode decode.1	1061 1399 1409	1075 1554 1544	15 156 136	50 1040386 1040366	1 1040386 1040366	492 1040386 1040366	72 0 0	5 1 3526	1 1 3526	39 1 3526	6 0 0	11071 1 1	558280 294901 294881	12%	23% 12%	
encode encode.1	1223 1237	1398 1388	176 152	1348598 1348574	1348598 1348574	1348598 1348574	0 0	1 7557	1 7557	1 7557	0 0	1 1	252529 252505	10% 78%	10% 45%	
													Average:	93%	66%	

			Static									Total	Total Dynamic			
Region	Start	End	Size	Dyna	mic Instra	ner Iterati	on		ter ner	Evec		Execs	Instrs	%		
Rogion	Otart	LIIG	0120	avg	min	max	stddev	avg	min	max :	stddev	LYOCO	motro	70		
								0								
cnt																
	0	5466	5467	131146	131146	131146	0	1	1	1	0	1	131146	100%		
C_C51STARTUP	5150	5289	140	131145	131145	131145	0	1	1	1	0	1	131145	60%	000/	
2C_C51STARTUP.5	5224	5288	65	78394	78394	78394	0	3	3	3	0	1	78394		60%	
.?C_C51STARTUP.5.1	5263	5286	24	39176.5	4609	/3/44	34567.5	21/6	256	4096	1920	2	78353	050/		605
POPLIE_CODE	5290	5574	285	137.35	16	339	124.13	1	1	1	0	337	46288	35%	200/	
/C/LIB_CODE.1	5293	5306	14	224	112	336	91.45	16	8	24	6.53	192	43008	050/	33%	600
														95%	93%	60%
inary																
	0	400	401	1016	1016	1016	0	1	1	1	0	1	1016	100%		
?C C51STARTUP	262	401	140	1015	1015	1015	0	1	1	1	0	1	1015	76%		
?C_C51STARTUP.3	277	363	87	504	504	504	0	2	2	2	0	1	504		50%	
?PR?_BINARY_SEARCH?BINARY	53	197	145	238	238	238	0	1	1	1	0	1	238	23%		
?PR?_BINARY_SEARCH?BINARY.1	71	191	121	225	225	225	0	5	5	5	0	1	225		22%	
														99%	97%	

Fig	gure 6: Lo	op sta	tistics	for 8051	(blit, br	ev, crc, g	3fax, ma	ıtmul,	sumn	<i>iin</i> , ar	nd ucł	oqsort).				
Design	Stort	Гnd	Static	D		14 4				<b>F</b>		Total	Total Dynamic	0/		
Region	Start	End	Size	Dyr avg	namic Instr min	s per iterat max	stddev	avg	iter per min	max	stddev	Execs	Instrs	%		
blit 	0 5682 5721 5702 3 693 330 5542 5616 5655	5824 5968 5734 5715 1338 845 471 5681 5680 5678	5825 287 14 1336 153 142 140 65 24	1229154 99.8 224.27 223.66 577538 578025 574024 1229153 73757 73744	1229154 13 42 70 575651 578025 574024 1229153 73757 73744	1229154 619 616 280 579425 578025 574024 1229153 73757 73744	0 109.91 57.44 56.36 1887 0 0 0 0 0 0 0 0 0	1 16.02 15.98 1 1001 1001 1 2 4096	1 3 5 1 1001 1001 1 2 4096	1 44 20 1 1001 1001 1 2 4096	0 0 4.1 4.03 0 0 0 0 0 0 0	1 10023 2005 2005 2 1 1 1 1 1	1229154 1000323 449652 448448 1155076 578025 574024 1229153 73757 73744	100% 81% 13% 6% 100%	37% 36% 6% 6% 92%	6% 6%
brev  ?C?LIB_CODE ?C?LIB_CODE.1 ?C?LIB_CODE.2 ?PR?MAIN?BREV ?PR?MAIN?BREV.1 ?PR?MAIN?BREV.1.1 ?C_C51STARTUP ?C_C51STARTUP.5 ?C_C51STARTUP.5.1	0 2229 2232 2251 3 8 26 2089 2163 2202	2405 2496 2245 2264 1763 1754 1735 2228 2227 2225	2406 268 14 1761 1747 1710 140 65 24	82516 77.92 86.8 86.8 76460 76455 76442 82515 5775 5762	82516 16 14 76460 76455 76442 82515 5775 5762	82516 227 224 224 76460 76455 76442 82515 5775 5762	0 74.53 76.37 76.37 0 0 0 0 0 0 0 0	1 6.2 6.2 1 1 17 1 2 320	1 1 1 1 1 17 1 2 320	1 16 16 1 1 17 1 2 320	0 0 5.46 5.46 0 0 0 0 0 0	1 769 320 320 1 1 1 1 1 1	82516 59920 27776 27776 76460 76455 76442 82515 5775 5762	100% 73% 20% 7% 100%	34% 34% 20% 7% 94%	20% 7% 27%
crc ?PR?_ICRC1?CRC ?PR?_ICRC1?CRC.1 ?PR?_ICRC?CRC ?PR?_ICRC?CRC.1 ?PR?_ICRC1?CRC.1.1 ?PR?_ICRC?CRC.2	0 3 17 81 116 30 297	809 80 74 474 230 35 419	810 78 58 394 115 6 123	72799 189 176 35877 67073 7 2302	72799 125 112 2393 67073 7 2246	72799 253 240 69361 67073 7 2358	0 22.63 22.63 33484 0 0 56	1 1 256 2 42	1 8 1 256 2 41	1 1 256 2 43	0 0 0 0 0 1	1 256 256 2 1 1024 2	72799 48384 45056 71754 67073 7168 4604	100% 66% 31% 98%	62% 26% 6% 93%	10% 10%
g3fax  ?PR?_ROWOUT?G3FAX ?PR?_ROWOUT?G3FAX.1 ?PR?MAIN?G3FAX.1 ?PR?MAIN?G3FAX.1 ?PR?MAIN?G3FAX.1.1 ?PR?MAIN?G3FAX.1.1.1 ?PR?MAIN?G3FAX.1.1.1.2 ?C?LIB_CODE ?PR?GETBIT?G3FAX	0 144 171 256 261 303 368 615 8221 3	8269 255 241 866 831 807 777 656 8307 100	8270 112 71 611 571 505 410 42 87 98	4918854 79521 79504 585 585 585 248 469 5 26	4918854 79521 79504 3 55 55 22 31 5 23	4918854 79521 79504 116975 116975 116975 37282 36310 13 50	0 0 6189 6189 6189 1417 2393 1 9	1 1729 1 1 2 23 1 1	1 1729 1 1 1 1 2 1 1	1 1729 1 2 1729 1729 1	0 0 0 0 0 114 0 0	1 34 34 8063 8062 8062 8095 2622 68606 14337	4918854 2703714 2703136 4716620 4716604 4715836 2007554 1230659 375282 376365	100% 49% 33% 8% 7% 97%	49% 33% 82%	33%
matmul ?PR2_MATMUL?MATMUL ?PR?_MATMUL?MATMUL.2 ?PR?_MATMUL?MATMUL.2.1 ?PR?_MATMUL?MATMUL.2.1.1 ?C_C51STARTUP ?C_C51STARTUP.5 ?C_C51STARTUP.5.1	0 671 3 101 107 113 531 605 644	835 842 315 312 293 274 670 669 667	836 172 313 212 187 162 140 65 24	29855 15 26922 25394 5069 1004 29854 2636 1297	29855 8 26922 25394 5069 1004 29854 2636 1297	29855 19 26922 25334 5069 1004 29854 2636 1297	0 4 0 0 0 0 0 0 0 0 0	1 1 5 5 5 1 3 72	1 1 5 5 5 1 3 72	1 1 5 5 1 3 72	0 0 0 0 0 0 0 0	1 925 1 5 25 1 1 2	29855 13500 26922 25394 25345 25100 29854 2636 2594	100% 45% 45% 10%	42% 9% 51%	42% 9% 50%
summin  ?C?LIB_CODE ?PR?SUMMATION?SUMMIN. ?PR?SUMMATION?SUMMIN.2.1 ?PR?_ARGMIN?SUMMIN ?PR?_ARGMIN?SUMMIN.1 ?PR?_INIT_2D?SUMMIN ?PR?_INIT_2D?SUMMIN.1 ?PR?_INIT_2D?SUMMIN.1.1	0 1160 444 572 577 274 303 124 143 172	1592 1647 824 815 796 443 432 273 270 260	1593 488 381 244 220 170 130 150 128 89	27455473 30 37 39 11 11 30 30 30	27455473 7 18 14 7 4 1 2 1 1	27455473 86 5919 62 62 30 30 30 38 38 38 38	0 24 78 17 17 9 9 8 8 8 8	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 2 2 1 2 1 2 2	0 0 0 0 0 0 0 0 1	1 546400 144048 115224 116400 350000 340000 58800 58800 58800 58752	27455473 16193200 5367960 4533576 4520400 3880000 3710000 1777560 1777296 1764864	100% 59% 19% 14% 6% 99%	17% 14% 6% 36%	16% 6% 23%
ucbqsort ?PR?_QSORT?UCBQSORT ?PR?_QSORT?UCBQSORT.5 ?PR?_QSORT?UCBQSORT.5.1 ?PR?_QSORT?UCBQSORT.4. .?PR?_QSORT?UCBQSORT.4.1 ?C?LIB_CODE ?PR?_COMPARE?UCBQSORT	0 133 643 695 504 547 2864 3	3062 765 763 750 669 587 3065 35	3063 633 121 56 166 41 202 33	13430476 3321588 5805 5765 7827 7570 5 29	13430476 7 97 57 27 51 5 29	13430476 13286268 25519 25479 34291 34221 108 29	0 5753111 5708 5708 7659 7659 0 0 0	1 1 152 1 148 1 1	1 2 2 1 1 1	1 2 671 9 671 1 1	0 0 150 0 150 0 0	1 4 974 974 975 999 596886 149612	13430476 13286350 5654147 5615184 7631790 7562280 2984751 4338748	100% 56% 22% 21% 99%	31% 25% 56%	31% 24% 55%