

ECE 274 Digital Logic

Datapath Components – Shifters, Comparators, Counters, Multipliers


Digital Design 4.4 – 4.7



Digital Design

Chapter 4: Datapath Components

Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007. <http://www.dvahid.com>




Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as ~~unmodified~~ pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with annotations) may ~~not~~ be posted to publicly-accessible websites, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printouts of the slides available to students for a reasonable photocopying charge, without incurring royalties. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see <http://www.dvahid.com> for information.

Datapath Components Shifters

4.4


- Shifting (e.g., left shifting 0011 yields 0110) useful for:
 - Manipulating bits
 - Converting serial data to parallel (remember earlier above-mirror display example with shift registers)
 - Shift left once is same as multiplying by 2 (0011 (3) becomes 0110 (6))
 - Why? Essentially appending a 0 -- Note that multiplying decimal number by 10 accomplished just by appending 0, i.e., by shifting left (55 becomes 550)
 - Shift right once same as dividing by 2



3

Datapath Components Shifter Example: Temperature Averager

- Four registers storing a history of temperatures
- Want to output the average of those temperatures
- Add, then divide by four
 - Same as shift right by 2
 - Use three adders, and right shift by two




4

Datapath Components

Barrel Shifter

- A shifter that can shift by any amount
 - 4-bit barrel left shift can shift left by 0, 1, 2, or 3 positions
 - 8-bit barrel left shifter can shift left by 0, 1, 2, 3, 4, 5, 6, or 7 positions
 - (Shifting an 8-bit number by 8 positions is pointless -- you just lose all the bits)
- Could design using 8x1 muxes and lots of wires
 - Too many wires
- More elegant design
 - Chain three shifters: 4, 2, and 1
 - Can achieve any shift of 0..7 by enabling the correct combination of those three shifters, i.e., shifts should sum to desired amount




5

Datapath Components

Comparators

4.5

- **N-bit equality comparator:** Outputs 1 if two N-bit numbers are equal
 - 4-bit equality comparator with inputs A and B
 - a3 must equal b3, a2 = b2, a1 = b1, a0 = b0
 - Two bits are equal if both 1, or both 0
 - $eq = (a3b3 + a3'b3') * (a2b2 + a2'b2') * (a1b1 + a1'b1') * (a0b0 + a0'b0')$
 - Recall that XNOR outputs 1 if its two input bits are the same
 - $eq = (a3 \text{ xnor } b3) * (a2 \text{ xnor } b2) * (a1 \text{ xnor } b1) * (a0 \text{ xnor } b0)$



6

Datapath Components

Magnitude Comparator

- **N-bit magnitude comparator**
 - Indicates whether $A > B$, $A = B$, or $A < B$, for its two N-bit inputs A and B
 - How to design?
 - Consider how compare by hand.
 - First compare a3 and b3. If equal, compare a2 and b2. And so on. Stop if comparison not equal -- whichever's bit is 1 is greater. If never see unequal bit pair, $A = B$.

A=1011 B=1001

1011 1001 Equal

1011 1001 Equal

1011 1001 Unequal


So $A > B$

7

Datapath Components

Magnitude Comparator


- By-hand example leads to idea for design
 - Start at left, compare each bit pair, pass results to the right
 - Each bit pair called a stage
 - Each stage has 3 inputs indicating results of higher stage, passes results to lower stage



8

Datapath Components

Magnitude Comparator



- Each stage:
 - $out_gt = in_gt + (in_eq * a * b')$
 - A > B (so far) if already determined in higher stage, or if higher stages equal but in this stage $a=1$ and $b=0$
 - $out_lt = in_lt + (in_eq * a' * b)$
 - A < B (so far) if already determined in higher stage, or if higher stages equal but in this stage $a=0$ and $b=1$
 - $out_eq = in_eq * (a \text{ XNOR } b)$
 - A = B (so far) if already determined in higher stage and in this stage $a=b$ too
 - Simple circuit inside each stage, just a few gates (not shown)

9

Datapath Components

Magnitude Comparator Example: Minimum of Two Numbers

- Design a combinational component that computes the minimum of two 8-bit numbers


10

Datapath Components

Counters

4.6

- N-bit up-counter:** N-bit register that can increment (add 1) to its own value on each clock cycle
 - 0000, 0001, 0010, 0011, ..., 1110, 1111, 0000
 - Note how count "rolls over" from 1111 to 0000
 - Terminal (last) count, tc, equals 1 during value just before rollover
- Internal design
 - Register, incrementer, and N-input AND gate to detect terminal count




11

Datapath Components

Down-Counter

- 4-bit down-counter
 - 1111, 1110, 1101, 1100, ..., 0011, 0010, 0001, 0000, 1111, ...
 - Terminal count is 0000
 - Use NOR gate to detect
 - Need decremter (-1) - design like designed incrementer




12

Datapath Components

Up/Down-Counter

- Can count either up or down
 - Includes both incrementer and decremter
 - Use dir input to select, using 2x1: dir=0 means up
 - Likewise, dir selects appropriate terminal count value




13

Datapath Components

Counter with Parallel Load

- Up-counter that can be loaded with external value
 - Designed using 2x1 mux – ld input selects incremented value or external value
 - Load the internal register when loading external value or when counting




14

Datapath Components

Counter with Parallel Load

- Useful to create pulses at specific multiples of clock
 - Not just at N-bit counter's natural wrap-around of 2^N
- Example: Pulse every 9 clock cycles
 - Use 4-bit down-counter with parallel load
 - Set parallel load input to 8 (1000)
 - Use terminal count to reload
 - When count reaches 0, next cycle loads 8.
 - Why load 8 and not 9? Because 0 is included in count sequence:
 - 8, 7, 6, 5, 4, 3, 2, 1, 0 → 9 counts



15

Datapath Components

Multipliers – Array Style

4.7

- Can build multiplier that mimics multiplication by hand
 - Notice that multiplying multiplicand by 1 is same as ANDing with 1

```

0110 (the top number is called the multiplicand)
0011 (the bottom number is called the multiplier)
---- (each row below is called a partial product)
0110 (because the rightmost bit of the multiplier is 1, and 0110*1=0110)
0110 (because the second bit of the multiplier is 1, and 0110*1=0110)
0000 (because the third bit of the multiplier is 0, and 0110*0=0000)
+0000 (because the leftmost bit of the multiplier is 0, and 0110*0=0000)
-----
00010010 (the product is the sum of all the partial products: 18, which is 6*3)
    
```

16

Datapath Components

Multipliers – Array Style

- Generalized representation of multiplication by hand

```


      a3  a2  a1  a0
      x b3  b2  b1  b0
      -----
                b0a3 b0a2 b0a1 b0a0  (pp1)
            b1a3 b1a2 b1a1 b1a0    0  (pp2)
        b2a3 b2a2 b2a1 b2a0    0  0  (pp3)
    + b3a3 b3a2 b3a1 b3a0    0  0  0  (pp4)
    -----
    p7 p6 p5 p4 p3 p2 p1 p0
  
```

17

Datapath Components

Multipliers – Array Style

- Multiplier design – array of AND gates



18

In-class Exercise

- Design a somewhat accurate Celsius to Fahrenheit converter.
 - The conversion circuit receives a digitized temperature in Celsius as a 16-bit binary number C and outputs the temperature in Fahrenheit as a 16-bit output F using the following approximation:
 - $F = C * 30 / 16 + 32$.

19