ECE 304: Using PSPICE Hierarchical Block Designs

Table of Contents	
Hierarchical Block Designs	2
Figure 1:	2
The NEW PROJECT menu: a new folder is created for the project using the BROWSE	
button.	2
Figure 2:	2
The CREATE PSPICE PROJECT menu. We select CREATE A BLANK PROJECT	2
Figure 3:	3
Election to place an hierarchical block	3
Figure 4:	3
The PLACE HIERARCHICAL BLOCK menu. A SCHEMATIC VIEW is selected as the	
IMPLEMENTATION TYPE because we want to draw a schematic for the underlying circuit.	
	3
Figure 5:	4
With the mouse, a rectangle of arbitrary size is drawn on the schematic page. The	
program itself adds the BLOCK REFERENCE and the IMPLEMENTATION NAME at the top and	d
bottom.	4
Figure 6:	4
With the block highlighted, selection of PLACE/HIERARCHICAL PIN	4
Figure 7	4
The PLACE HIERARCHICAL PIN menu. The TYPE is immaterial – it just changes the	•
graphic for the nin, but not its function. The NAME is arbitrary as well	Δ
Figure 8.	5
The hierarchical block with the pins added and renamed	5
Figure Q.	5
The many for naming the schematic corresponding to the block	5
Figure 10:	5
The new schematic obtained by "drilling down" from the biographical block	5
Figure 11:	ວ ເ
Tigule 11	0
	0
Figure 12	o
The Common Source Amplitter schematic as modified from Figure 11. The outside	
wond is properly connected to the merarchical block pins, and parts properly left	e
	0
Figure 13.	1
Preparing to copy the file MOSFET.LIB in the CS MOSFET circuit and paste it into the	7
MODEL LIBRARY IN THE TWO-STAGE AMPLIFIER CIFCUIT.	1
	1
I he external connections added to the hierarchical block and a Q-point analysis run.	1
Figure 15:	8
The Q-point data seen at the schematic level when drilling down (descending the	_
hierarchy) from the block of Figure 14.	8
Figure 16:	8
The final block diagram with the source follower added	8
Figure 17:	9
The Source Follower at the Q-point on drilling down from the SF hierarchical block	9
Figure 18:	9
The Common Source amplifier on drilling down from its hierarchical block. The Q-poin	ıt
values in this figure differ from those in Figure 15 because the SF loads the CS	
differently than the load resistor of Figure 14	9

Table of Contents

ECE 304: Using PSPICE Hierarchical Block Designs

Hierarchical Block Designs¹

Cadence PSPICE also allows a block design approach to circuits. For example, a multistage circuit can be shown as a cascade of blocks with input and output leads, and drilling down (descending the hierarchy) exposes the circuit that is inside the box. In this way clutter is reduced and the "big" picture of the amplifier is easier to see. As an example, let's make a two-stage amplifier with a Common Source input stage and a Source Follower output stage. We begin the process as usual, with FILE/NEW PROJECT.

New Project	×
Name CS-SF Two Stage Amp Create a New Project Using Image: State Amp Image: State Amp	OK Cancel <u>H</u> elp Tip for New Users Create a new Analog or Mixed A/D project. The new project may be blank or copied from an existing template.
Location	
H:\304_02\PSpice\CS-SF Two Stage	Browse

FIGURE 1:

The NEW PROJECT menu: a new folder is created for the project using the BROWSE button.

Create PSpice Project	X
O <u>C</u> reate based upon an existing project	ОК
hierarchical.opj	Browse
	Cancel
	<u>H</u> elp

FIGURE 2:

The CREATE PSPICE PROJECT menu. We select CREATE A BLANK PROJECT.

¹ See Herniter's updates at his Web Site, <u>http://www.rose_hulman.edu/~herniter/</u>

Once the project is created, we proceed to place an hierarchical block on the schematic.

<u>P</u> lace	<u>M</u> acro	P <u>S</u> pice	Accessor
<u>P</u> art.			Shift+P
Data	base Pa <u>r</u> l	t	Shift+Z
<u>₩</u> ire			Shift+W
<u>B</u> us			Shift+B
<u>J</u> unc	tion		Shift+J
Bus <u>I</u>	<u>E</u> ntry		Shift+E
<u>N</u> et A	Alias		Shift+N
P <u>o</u> we	er		Shift+F
<u>G</u> rou	nd		Shift+G
O <u>f</u> f-F	'age Coni	nector	
<u>H</u> iera	archical B	lock	
Hjera	archical P	ort	
Hiera	archical P	in	

FIGURE 3:

Election to place an hierarchical block

Place Hierarchical Block			
Reference:	Primitive	ОК	
	O <u>N</u> o O Yes	Cancel	
	Default	<u>U</u> ser Properties	
		<u>H</u> elp	
- Implementation			
Implementation <u>Type</u>			
Schematic View		T	
Implementation name: CS Path and filename Browse			

FIGURE 4:

The PLACE HIERARCHICAL BLOCK menu. A SCHEMATIC VIEW is selected as the IMPLEMENTATION TYPE because we want to draw a schematic for the underlying circuit.

In Figure 4 the REFERENCE has been chosen as CS for Common Source and the IMPLEMENTATION NAME has been chosen to be CS too. I find making them the same makes it easier to keep track of names. Keeping track of names is important when several blocks of the same type are used in the circuit. If the various names are not entered correctly, the block will not be reproduced when you ask for it.



FIGURE 5:

With the mouse, a rectangle of arbitrary size is drawn on the schematic page. The program itself adds the BLOCK REFERENCE and the IMPLEMENTATION NAME at the top and bottom.

Next, hierarchical pins are added, see Figure 6.



FIGURE 6:

With the block highlighted, selection of PLACE/HIERARCHICAL PIN

Place Hierarchical Pi	n	×
Name:	- Width	OK
USin Type: Bidirectional	⊙ <u>S</u> calar ○ <u>B</u> us	Cancel
		User Properties
		<u>H</u> elp

FIGURE 7:

The PLACE HIERARCHICAL PIN menu. The TYPE is immaterial – it just changes the graphic for the pin, but not its function. The NAME is arbitrary as well.

Once the menu of Figure 7 is clicked OK, we can add as many pins as we like all at once, without reactivating the PLACE/HIERARCHICAL PIN menu. They all will have the same name, but their names can be changed later by clicking on them to obtain a PROPERTY EDITOR menu and then changing the NAME property. In this case, I elected to have two supply pins (CSdcP and CSdcN), one AC input pin (CSin) and one AC output pin (CSout)



FIGURE 8:

The hierarchical block with the pins added and renamed

At this stage the block is highlighted and the mouse is right-clicked; in the drop-down menu select DESCEND HIERARCHY. A menu appears for naming the schematic.

New Page in Schematic: 'CS'	×
Name:	ОК
CS	Cancel
	<u>H</u> elp

FIGURE 9:

The menu for naming the schematic corresponding to the block.

Again, I choose to name the schematic CS just like the REFERENCE and the IMPLEMENTATION. On clicking OK, a blank SCHEMATIC appears with the connection pins corresponding to the hierarchical block already pasted in. See Figure 10.

📓 /C9	6 - (CS : C	S)	
	CSdcN CSin CSdcP CSout	5	• •
			•

FIGURE 10:

The new schematic obtained by "drilling down" from the hierarchical block





FIGURE 11:

The schematic from another circuit pasted into the block schematic

In Figure 11 there are some modifications to be made. First, the connectors to the world outside the block have to be attached, and the DC sources that are supposed to be outside the block have to be removed. Secondly, the MOSFET is a special part made up from an Mbreakn breakout part. The library for this part has to be added to the MODEL LIBRARY in the •OPJ file.



FIGURE 12:

The Common Source Amplifier schematic as modified from Figure 11. The outside world is properly connected to the hierarchical block pins, and parts properly left outside the block are removed..

Figure 12 shows the modified CS amplifier. In each external connection a 1 $\mu\Omega$ resistor has been inserted. These resistors do not change the circuit operation, but they do allow PSPICE to display the currents and voltages at these connections, which can be useful in debugging the circuit. The parameters for the circuit have been placed with the circuit. They could be placed outside the block instead. Which is more useful depends on whether you are interested in the Block view or the Schematic view when you are doing the amplifier design. You cannot have the parameters in both places.



FIGURE 13:

Preparing to copy the file MOSFET.LIB in the CS MOSFET circuit and paste it into the MODEL LIBRARY in the TWO-STAGE AMPLIFIER circuit.



FIGURE 14:

The external connections added to the hierarchical block and a Q-point analysis run Figure 14 shows the block circuit with the external connections added. A load resistor R_L is attached at the output.



FIGURE 15:

The Q-point data seen at the schematic level when drilling down (descending the hierarchy) from the block of Figure 14.

In Figure 15, because of the 1 $\mu\Omega$ resistors, it is possible to read the currents and voltages at the outside connections. To finish the amplifier, another hierarchical block has to be constructed, called SF for source follower, and the same steps have to be followed. Then the blocks can be connected.



FIGURE 16:

The final block diagram with the source follower added





The Source Follower at the Q-point on drilling down from the SF hierarchical block



FIGURE 18:

The Common Source amplifier on drilling down from its hierarchical block. The Q-point values in this figure differ from those in Figure 15 because the SF loads the CS differently than the load resistor of Figure 14.