## ECE 304 Exam 3 Spring 05 Solutions

## NOTE: in ALL CASES

1. Solve the problem on scratch paper
2. Once you understand your solution, put your answer on the answer sheet
3. Follow your answer with an outline of your solution. No points for answer without an outline of the solution. A mish-mash of computation is not an acceptable outline.

## PRINT your name at the top of each answer sheet

Assume $\mathrm{V}_{T H}=25.864 \mathrm{mV}$ in all problems and maximum collector-base forward bias in saturation is $\mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$. Where $\mathrm{V}_{\mathrm{BE}}$ is needed, evaluate it using $\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{TH}} \ell \mathrm{n}\left(\mathrm{I}_{\mathrm{C}} / \mathrm{I}_{\mathrm{S}}\right)$.

## Problem 1: Voltage follower



FIRST_NPAIRS $=0,0,0.001,1, .999,1,1.001,-1,1.999,-1,2,0$
TSF $=1 \mathrm{~m}$
$V S F=10$
Figure 1
Voltage follower for Problem 1
A square-wave voltage is input as signal, as shown in Figure 2.


Figure 2
Input square wave $\operatorname{uin}^{\prime}(\mathrm{t})=10 s q(\mathrm{t})$
Function $s q(\mathrm{t})$ IS A UNIT AMPLITUDE SQUARE WAVE, +1 IN POSITIVE HALF-CYCLE AND - 1 IN NEGATIVE HALF CYCLE. The input voltage is $u_{I N}(t)=10 s q(t)$.

1. Construct the DC input-output transfer curve vout vs. $v_{\mathrm{IN}}$. Label all corners and levels.

## Answer:

See Figure 3 next page.


## Figure 3

Input-output transfer curve for voltage follower
Outline:
As this is a voltage follower, the gain should be close to $1 \mathrm{~V} / \mathrm{V}$, with the output following the input, but $V_{B E}$ lower.

## MIRROR



Figure 4
Mirror schematic

The mirror current is given by Ohm's law as
EQ. 1

$$
\mathrm{I}_{\mathrm{M}}=\frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BEM}}}{\mathrm{R}_{\mathrm{R}}(1+2 / \beta)} .
$$

The diode law then determines $\mathrm{V}_{\mathrm{BE}}$ by iteration:
EQ. 2

$$
\begin{gathered}
V_{\mathrm{BEM}}=\mathrm{V}_{\mathrm{TH}} \ell \mathrm{n}\left(\frac{I_{\mathrm{M}}}{I_{\mathrm{S}}}\right)=\mathrm{V}_{\mathrm{TH}} \ell \mathrm{n}\left(\frac{\mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BEM}}}{\mathrm{I}_{\mathrm{S}} \mathrm{R}_{\mathrm{R}}(1+2 / \beta)}\right)=756.6 \mathrm{mV}, \\
\mathrm{I}_{\mathrm{M}}=50.72 \mathrm{~mA} .
\end{gathered}
$$

## Zero output case



Figure 5
Zero output case
For $v_{\mathrm{O}}=0 \mathrm{~V}, v_{\mathrm{I}}=\mathrm{V}_{\mathrm{BE} 0}=\mathrm{V}_{\mathrm{TH}} \ell \mathrm{n}\left(\frac{\mathrm{I}_{\mathrm{M}}}{\mathrm{I}_{\mathrm{S}}(1+1 / \beta)}\right)=756.1 \mathrm{mV}$
Maximum Output case


Figure 6
Maximum output voltage case; transistor is saturated
At the maximum input voltage, the base can exceed the collector by zero voltage $\left(\mathrm{V}_{\mathrm{CB}}(\mathrm{Sat})=0 \mathrm{~V}\right.$ is given). Therefore, the transistor saturates when $v_{I}=\mathrm{V}_{\mathrm{Cc}}$. At this input voltage, the output voltage is $\mathrm{V}_{\mathrm{BE}}$ lower, where $\mathrm{V}_{\mathrm{BE}}$ is given by the diode law as
EQ. 3

$$
V_{B E}=V_{T H} \ell n\left(\frac{I_{\mathrm{M}^{+}} V_{\mathrm{O}} / R_{\mathrm{L}}}{\mathrm{I}_{\mathrm{S}}(1+1 / \beta)}\right)=\mathrm{V}_{\mathrm{TH}} \ell\left(\frac{I_{\mathrm{M}^{+}}\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BE}}\right) / R_{\mathrm{L}}}{\mathrm{I}_{\mathrm{S}}(1+1 / \beta)}\right)=790.7 \mathrm{mV} .
$$

EQ. 3 is solved by iteration. Then $v_{O}=v_{I}-V_{B E}=15-790.7 \mathrm{mV}=14.209 \mathrm{~V}$.

## Low Voltage output



## Figure 7

In the low voltage case vo $=-\mathrm{V}_{0}$ and the transistor is limited by cutoff
Because all Early voltages are infinite, the mirror current remains $I_{M}$. Invoking cutoff as the limiting mechanism, KCL at the emitter node of the input transistor provides EQ. 4

$$
I_{M}=V_{O} / R_{L} \rightarrow V_{O}=I_{M} R_{L}=5.072 \mathrm{~V},
$$

and $v_{\mathrm{O}}=-\mathrm{V}_{\mathrm{O}}=-5.072 \mathrm{~V}$. If the transistor is actually in cutoff, $\mathrm{V}_{\mathrm{BE}}=0 \mathrm{~V}$, which means that $\mathrm{v}_{\mathrm{I}}=$ $v_{0}$. However, the transistor turn-on is exponential (that is, very rapid). As the output voltage increases above the cutoff value of $5.072 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}$ will rapidly increase, and the slope of $v_{0}$ vs. $v_{I}$ will quickly approach $1 \mathrm{~V} / \mathrm{V}$ again. Therefore, to estimate the $v_{1}$ in the low voltage case, we extend the unity slope line for positive output voltages already found down to negative output voltages. The input voltage is then approximately given by $v_{1} \approx v_{\mathrm{O}}+\mathrm{V}_{\mathrm{BE}}\left(v_{\mathrm{O}}=0 \mathrm{~V}\right)=-5.072+756.6 \mathrm{mV}=-$ 4.316V.


Figure 8
PSPICE vo vs. $v_{I}$ transfer curve; the value of $v_{\text {IN }}=-4.316 \mathrm{~V}$ locates the end of the unity slope region pretty accurately


Figure 9
PSPICE calculation of gain showing steep transition of the gain to $1 \mathrm{~V} / \mathrm{V}$ as the input takes the transistor out of cutoff; at the high voltage end, the transistor can go past the onset of saturation by 756 mV before the gain suffers: that is, $\mathrm{V}_{\mathrm{SAT}}$ is 756 mV , not zero as assumed in this problem
2. Show how $v_{\text {Out }}(t)$ is constructed for $\mathrm{v}_{\mathrm{IN}}(\mathrm{t})$ using the DC transfer characteristic.


Construction of output waveform using DC input-output transfer function
The $\mathrm{V}_{\mathrm{BE}}$-offset of the transfer function along the x -axis causes the output waveform to translate downward in voltage $\left(v_{O}=v_{1}-V_{B E}\right)$. Selecting a time $t_{1}$ on the input waveform, corresponding voltage $v_{l}\left(t_{1}\right)$ is tracked upward to the $v_{l}$-axis of the transfer plot. The corresponding $v_{0}$ is found from the transfer curve and plotted on the output waveform at the same time $t_{1}$. Where the transfer curve has zero gain, all input waveform points in the zero gain region plot at the same output level in the output waveform, causing clipping of the output waveform. Examples are clipping at time $t_{2}$ on the upswing at 14.209 V , and at time $\mathrm{t}_{3}$ on the downswing at -5.072 V . 3. Plot one cycle of the output waveform, labeling all corner voltages and times.

## Answer

See Figure 11.


Figure 11
Output waveform for a square wave input $v_{1}(t)=10 s q(t)$; for hand analysis, the value of $V_{B E}$ at zero output voltage is used, making the maximum voltage from hand analysis $v_{O}=$ 9.24 V instead of the PSPICE value 9.22 V

## Outline

At $v_{I}=10 \mathrm{~V}, v_{O}=10 \mathrm{~V}-\mathrm{V}_{\mathrm{BE}}=10-756.1 \mathrm{mV}=9.24 \mathrm{~V}$. At $v_{\mathrm{I}}=-10 \mathrm{~V}$, the VF cuts off and $v_{\mathrm{O}}=\mathrm{min} \mathrm{V}_{\mathrm{O}}$ $=-5.07 \mathrm{~V}$
4. Express the output waveform as a DC part plus a transient part that has zero time average over a cycle. That is, $v_{\text {OUT }}(\mathrm{t})=\mathrm{V}_{\mathrm{DC}}+\mathrm{V}_{\mathrm{AC}} S q(\mathrm{t})$

## Answer

$$
\operatorname{vout}(\mathrm{t})=2.09+7.16 s q(\mathrm{t})
$$

## Outline

At the positive maximum, $\mathrm{V}_{\mathrm{DC}}+\mathrm{V}_{\mathrm{AC}}=9.24 \mathrm{~V}$. At the negative minimum, $\mathrm{V}_{\mathrm{DC}}-\mathrm{V}_{\mathrm{AC}}=-5.07 \mathrm{~V}$.
Adding these two equations, $\mathrm{V}_{\mathrm{DC}}=(9.24-5.07) / 2=2.09 \mathrm{~V}$. Subtracting them, $\mathrm{V}_{\mathrm{AC}}=(9.24+5.07) / 2$ $=7.16 \mathrm{~V}$.
5. Calculate the power efficiency counting only the output power related to the transient voltage $\mathrm{V}_{\mathrm{AC}} s q(\mathrm{t})$ as useful power.

## Answer

$$
\eta=19.7 \%
$$

## Outline

Useful power is the AC output power. Since the AC output voltage is the same in both halves of the cycle,
EQ. 5

$$
P_{\text {USEFUL }}=\mathrm{V}_{\mathrm{AC}}^{2} / \mathrm{R}_{\mathrm{L}}=7.16^{2} / 100=512 \mathrm{~mW}
$$

The power input to the circuit (neglecting the base current contribution) has two parts. The instantaneous input from the positive voltage source is $p_{P}(t)=V_{P} l_{C}(t)$, with the instantaneous current
EQ. 6

$$
l_{C}(t)=\beta l_{E}(t) /(\beta+1)=\frac{\beta}{\beta+1}\left(I_{M^{+}} \frac{v_{O}(t)}{R_{L}}\right)=\frac{\beta}{\beta+1}\left(I_{M^{+}} \frac{V_{D C}+V_{A C} s q(t)}{R_{L}}\right) .
$$

Integrating over a cycle, the $s q(t)$ averages to zero as it has equal up and down swings. Therefore, the average DC input power is EQ. 7

$$
P_{P}=\frac{\beta}{\beta+1}\left(I_{M^{+}} \frac{V_{D C}}{R_{L}}\right) V_{C C}=\frac{50}{51}\left(5.07+\frac{2.09}{100}\right) 15=1.053 \mathrm{~W}
$$

The current to the negative source all comes from the mirror, which carries a constant DC current. The emitter currents of both Q2 and Q3 flow through the negative source, so the power input from the negative supply is given by EQ. 8 below.

EQ. 8

$$
P_{N}=(1+1 / \beta) 21_{M} V_{C C}=1.552 \mathrm{~W}
$$

Therefore, the amplifier efficiency is
EQ. 9

$$
\eta=\frac{P_{\text {useful }}}{P_{N}+P_{P}}=\frac{512 \mathrm{~mW}}{1.053+1.552}=19.7 \% .
$$

## Problem 2: Class AB amplifier



## Figure 12

Class AB amplifier; Early voltage is infinity for all transistors
In the following, first derive a FORMULA for the answer using only variables (no numbers); then EVALUATE your formula.

For the parameters given in Figure 12 determine:

1. The emitter current of Q1 when the output voltage is zero

## Answer

$$
I_{Q}=\frac{I_{B}}{\frac{1}{\beta_{N}+1}+\frac{\left(1+1 / \beta_{D}\right) I_{S D}}{\left(1+1 / \beta_{N}\right) I_{S N}}}=22.2 \mathrm{~mA}
$$

## Outline

The base-to-base voltage is
EQ. 10
$V_{B B}=2 V_{T H} \ell n\left(\frac{I_{B}-\frac{I_{Q}}{\beta_{N}+1}}{\left(1+1 / \beta_{D}\right) I_{S D}}\right)=V_{T H} \ell n\left(\frac{I_{Q}}{\left(1+1 / \beta_{N}\right) I_{S N}}\right)+V_{T H} \ell n\left(\frac{I_{Q}}{\left(1+1 / \beta_{P}\right) I_{S P}}\right)=2 V_{T H} \ell n\left(\frac{I_{Q}}{\left(1+1 / \beta_{N}\right) I_{S N}}\right)$
where the last step uses the fact that the NPN and PNP output transistors are matched. Because the logarithms are equal, the arguments of the logarithms are equal, so EQ. 11

$$
\frac{\mathrm{I}_{\mathrm{B}}-\frac{\mathrm{I}_{\mathrm{Q}}}{\beta_{\mathrm{N}}+1}}{\left(1+1 / \beta_{\mathrm{D}}\right) \mathrm{I}_{\mathrm{SD}}}=\frac{\mathrm{l}_{\mathrm{Q}}}{\left(1+1 / \beta_{\mathrm{N}}\right)_{\mathrm{SN}}} .
$$

Solving for $I_{Q}$ we find
EQ. 12

$$
I_{Q}=\frac{I_{\mathrm{B}}}{\frac{1}{\beta_{\mathrm{N}}+1}+\frac{\left(1+1 / \beta_{\mathrm{D}}\right) I_{\mathrm{SD}}}{\left(1+1 / \beta_{\mathrm{N}}\right) I_{\mathrm{SN}}}}=22.2 \mathrm{~mA} .
$$

2. The maximum and minimum output voltages

## Answer

$$
v_{0}(\max )=\mathrm{I}_{\mathrm{B}}\left(\beta_{\mathrm{N}}+1\right) \mathrm{R}_{\mathrm{L}}=7.8 \mathrm{~V} ; v_{\circ}(\min )=-\mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{EB}}=-14.28 \mathrm{~V} .
$$

## Outline

The maximum output voltage occurs when all of $\mathrm{I}_{\mathrm{B}}$ is used as base current to the NPN, making the output current the largest possible. In this case the output current is $\mathrm{I}_{\mathrm{B}}\left(\beta_{N}+1\right)$, and if the PNP is cutoff all this current goes through the load resistor $R_{L}$, so $v_{0}(\max )=\left(\beta_{N}+1\right) I_{B} R_{L}$.

The minimum output voltage occurs when $\mathrm{v}_{\mathrm{IN}}=-\mathrm{V}_{\mathrm{CC}}$, causing the PNP transistor to saturate. When $v_{I N}=-V_{C C}$, the output voltage is $v_{O}=v_{I N}+V_{E B}$, leading to a collector current in the PNP EQ. 13

$$
I_{C}=\frac{V_{C C}-V_{E B}}{\left(1+1 / \beta_{P}\right) R_{L}} ;
$$

With EQ. 13 we can find $\mathrm{V}_{\text {EB }}$ by iteration using the diode law
EQ. 14

$$
\mathrm{V}_{\mathrm{EB}}=\mathrm{V}_{\mathrm{TH}} \ell \mathrm{n}\left(\frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{SP}}}\right) \rightarrow \mathrm{V}_{\mathrm{EB}}=722.8 \mathrm{mV}, \mathrm{v}_{\mathrm{O}}(\mathrm{~min})-=-14.28 \mathrm{~V} .
$$

3. The small-signal gain at zero output voltage

## Answer

EQ. 15

$$
\frac{V_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{S}}}=\frac{1}{1+\frac{r_{\pi}}{\left(\beta_{\mathrm{N}}+1\right) R_{\mathrm{L}}}\left[2 r_{\mathrm{E}}+2 r_{\pi}\right]}=0.993 \mathrm{~V} / \mathrm{V},
$$

where $r_{E}=$ diode-connected transistor resistance and $r_{\pi}=$ NPN output transistor input resistance.

## Outline

The value of $r_{E}$ is found using
EQ. 16

$$
r_{E}=\frac{V_{T H}}{I_{E}(\text { diode })}=\frac{V_{T H}}{I_{B}-\frac{I_{Q}}{\beta_{N}+1}}=12.05 \Omega .
$$

The value of $r_{\pi}$ is found using
EQ. 17

$$
r_{\pi}=\frac{\beta_{N} V_{T H}}{l_{C}(N P N)}=\frac{\left(\beta_{N}+1\right) V_{T H}}{l_{Q}}=30.28 \Omega .
$$



Figure 13
Small-signal circuit for gain analysis
The small-signal circuit is shown in Figure 13. KVL along the bottom of Figure 13 provides EQ. 18 below.
EQ. 18

$$
V_{S}=V_{O}-\left(\left(\beta_{N}+1\right) l_{B}-\frac{V_{O}}{R_{L}}\right) \frac{r_{\pi}}{\beta_{P}+1}
$$

KVL around the interior loop provides
EQ. 19

$$
I_{B}\left(2 r_{E}+r_{\pi}\right)+\left(\left(\beta_{N}+1\right) I_{B}-\frac{V_{O}}{R_{L}}\right) \frac{r_{\pi}}{\beta_{P}+1}=0
$$

We solve for $I_{B}$ and substitute the result in EQ. 18 to find EQ. 20

$$
V_{S}=V_{O}\left(1+\frac{r_{\pi}}{\left(\beta_{P}+1\right) R_{L}}\left(\frac{2 r_{E}+r_{\pi}}{2 r_{E}+\left(1+\frac{\beta_{N}+1}{\beta_{P}+1}\right) r_{\pi}}\right)\right)
$$

Because the transistors are matched, $\beta_{N}=\beta_{P}$ and EQ. 20 leads to EQ. 15.
4. If only B_FN is varied, what value of B_FN will result in a positive output level for $\mathrm{V}_{\mathbb{I}}=7.5 \mathrm{~V}$ equal in magnitude to the negative output level for $\mathrm{V}_{\mathrm{IN}}=-7.5 \mathrm{~V}$ ?
Answer
EQ. 21

$$
\beta_{\mathrm{N}}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{I}_{\mathrm{B}} R_{\mathrm{L}}}-1=21.65
$$

## Outline

On the positive swing, the diodes raise the base of the NPN by $2 V_{D}$ and the NPN drops the output by $V_{B E}$ below the base. Hence, the output will be $V_{D}=V_{1}+2 V_{D}-V_{B E}$.


Figure 14
On positive swing $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}}+2 \mathrm{~V}_{\mathrm{D}}-\mathrm{V}_{\mathrm{BE}}=7.5+2 \mathrm{~V}_{\mathrm{D}}-\mathrm{V}_{\mathrm{BE}}$


Figure 15
On negative swing, $-\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{IN}}+\mathrm{V}_{\mathrm{EB}} \rightarrow \mathrm{V}_{\mathrm{O}}=7.5-\mathrm{V}_{\mathrm{EB}}$
On the negative swing, the diodes have no effect and the input is $V_{E B}$ below the output. We set the output voltages to be $\mathrm{V}_{\mathrm{O}}$ for positive input and $\left(-\mathrm{V}_{\mathrm{O}}\right)$ for negative input, which makes both load currents $V_{O} / R_{L}$ the same. That means for matched transistors $V_{E B}$ (negative input) $=V_{B E}$ (positive input). Therefore, for matched transistors we will get the same $\mathrm{V}_{\mathrm{O}}$ for the same input $\mathrm{V}_{\mathrm{IN}}$ (except for sign) only if $V_{D}=0$. To get zero diode drop we need zero diode current. ${ }^{1}$ Consequently, zero $V_{D}$ implies $\beta_{N}$ should be chosen so
EQ. 22

$$
I_{B}=\frac{V_{O}}{\left(\beta_{N}+1\right) R_{L}}
$$

or, see EQ. 23 below:
EQ. 23

$$
\beta_{N}=\frac{V_{O}}{I_{B} R_{L}}-1=21.65
$$

With this value of $\beta_{N}$, the diode voltage is zero, but the NPN transistor $V_{B E}$ has changed to EQ. 24 below.

[^0]EQ. 24

$$
V_{B E}=V_{T H} \ell\left(\frac{V_{\mathrm{O}} / R_{L}}{\left(\beta_{N}+1\right)_{I S N}}\right)=V_{B E}\left(\beta_{N}=\beta_{P}\right)+V_{T H} \ell\left(\frac{\beta_{P}+1}{\beta_{N}+1}\right)=V_{B E}\left(\beta_{N}=\beta_{P}\right)+0.0036 \mathrm{~V},
$$

where $V_{B E}\left(\beta_{N}=\beta_{P}\right)$ is the NPN $V_{B E}$ for the case of matched transistors with $\beta_{N}=\beta_{P}$. EQ. 24 shows a small increase in $V_{B E}$ because of the change in $\beta_{N}$, which no longer is the same as $\beta_{P}$, but smaller. This increase in $V_{B E}$ means we need to increase the diode drop above zero to a few mV to compensate for the change in $\beta_{N}$, but this correction in $V_{D}$ according to the diode law is not significant, corresponding to only a change in current about the same size as the scale current of the diodes.

It turns out that a more serious error is the assumption that the NPN completely cuts off when the negative voltage is applied. It does not completely cut off, but correcting this error also causes little change in $\beta_{N}$, as seen in the PSPICE results of Figure 16 and Figure 17 below.


Figure 16
PSPICE output for input voltage of 7.5 V ; PNP and diode-connected transistors are cutoff, as assumed


Figure 17
PSPICE output for input voltage of -7.5 V ; NPN transistor is not cutoff, contrary to our assumption, but the output voltage is 6.793 V , very close to 6.796 V from Figure 16


[^0]:    ${ }^{1}$ The current and diode voltage are related by $I_{D}=I_{S}\left(e^{v_{D} / V_{T H}-1}\right) \rightarrow 0$ as $v_{D} \rightarrow 0 \mathrm{~V}$.

